Description: Integrity of the CPLD/FPGA design flow, including: • the design of the definition of the input • functional simulation • logic synthesis and optimization • After comprehensive simulation • the realization of (adapter) • After wiring simulation (timing simulation) • Download debugging
To Search:
File list (Check if you may need any files):
2008_EDA第2讲_EDA设计流程.pdf
2008_EDA第3讲_EDA软件介绍.pdf
Download