Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: edge_detection Download
 Description: edge detection algorithm in verilog HDL, along with test bench file. compiled in modelsim6.1
 Downloaders recently: [More information of uploader yahyajani]
File list (Check if you may need any files):
edge_detection
..............\edge_det.cr.mti
..............\edge_det.mpf
..............\input.txt
..............\input2.txt
..............\input3.txt
..............\output.txt
..............\pixel_compute.v
..............\pixel_compute.v.bak
..............\tb_pcomp.v
..............\tb_pcomp.v.bak
..............\top_ed.v
..............\top_ed.v.bak
..............\vsim.wlf
..............\work
..............\....\pixel_compute
..............\....\.............\_primary.dat
..............\....\.............\_primary.vhd
..............\....\tb_pcompute
..............\....\...........\_primary.dat
..............\....\...........\_primary.vhd
..............\....\top_ed
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\_info
..............\....\_opt
..............\....\....\work_pixel_compute_fast.dt2
..............\....\....\work_tb_pcompute_fast.asm
..............\....\....\work_tb_pcompute_fast.dt2
..............\....\....\work_top_ed_fast.dt2
..............\....\....\work__info
..............\....\....\_deps
..............\....\_temp
    

CodeBus www.codebus.net