Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: qda Download
 Description: Answer quiz three-way, and the use of VHDL design of each module s Answer, and the use of EDA tools for simulation of the module. Answer quiz design is divided into four modules: the differential latch module answer time module Answer scoring module and scanning module. The integration of each module through the input and output circuits connect the corresponding relations. Designed as a function of the Answer the following devices: (1) Answer with the first differential signal latch function. Answer sent in the host command, if the participants by the Answer button, the group of bright lights, digital display of the group Answer. At the same time, the state of the circuit in a self-locking, so that other groups do not work the Answer button. (2) scoring function. In the initial state, the host can set the initial value of Examination Time. Answer the host of the group to confirm and count the beginning of the countdown signals are given, the Answer to answer questions from the b
 Downloaders recently: [More information of uploader menglj2008]
 To Search:
File list (Check if you may need any files):
qda
...\Block1.bdf
...\db
...\..\qda.asm.qmsg
...\..\qda.asm_labs.ddb
...\..\qda.cbx.xml
...\..\qda.cmp.bpm
...\..\qda.cmp.cdb
...\..\qda.cmp.ecobp
...\..\qda.cmp.hdb
...\..\qda.cmp.logdb
...\..\qda.cmp.rdb
...\..\qda.cmp.tdb
...\..\qda.cmp0.ddb
...\..\qda.cmp_bb.cdb
...\..\qda.cmp_bb.hdb
...\..\qda.cmp_bb.logdb
...\..\qda.cmp_bb.rcf
...\..\qda.dbp
...\..\qda.db_info
...\..\qda.eco.cdb
...\..\qda.fit.qmsg
...\..\qda.hier_info
...\..\qda.hif
...\..\qda.map.bpm
...\..\qda.map.cdb
...\..\qda.map.ecobp
...\..\qda.map.hdb
...\..\qda.map.logdb
...\..\qda.map.qmsg
...\..\qda.map_bb.cdb
...\..\qda.map_bb.hdb
...\..\qda.map_bb.logdb
...\..\qda.merge.qmsg
...\..\qda.pre_map.cdb
...\..\qda.pre_map.hdb
...\..\qda.psp
...\..\qda.pss
...\..\qda.rtlv.hdb
...\..\qda.rtlv_sg.cdb
...\..\qda.rtlv_sg_swap.cdb
...\..\qda.sgdiff.cdb
...\..\qda.sgdiff.hdb
...\..\qda.signalprobe.cdb
...\..\qda.sld_design_entry.sci
...\..\qda.sld_design_entry_dsc.sci
...\..\qda.syn_hier_info
...\..\qda.tan.qmsg
...\DECL7s.vhd
...\JFQ.bsf
...\JFQ.vhd
...\JSQ.bsf
...\JSQ.vhd
...\qda.asm.rpt
...\qda.bdf
...\qda.done
...\qda.dpf
...\qda.fit.rpt
...\qda.fit.smsg
...\qda.fit.summary
...\qda.flow.rpt
...\qda.map.rpt
...\qda.map.summary
...\qda.merge.rpt
...\qda.pin
...\qda.pof
...\qda.qpf
...\qda.qsf
...\qda.sof
...\qda.tan.rpt
...\qda.tan.summary
...\QDJB.bsf
...\QDJB.vhd
...\QDQ.bdf
...\SCN.bsf
...\SCN.vhd
...\seg.bsf
...\seg.vhd
...\YMQ.bsf
...\YMQ.vhd
    

CodeBus www.codebus.net