Description: Verilog using Asynchronous FIFO, the code has two modules, when the attention of top-level module and the bottom module, with direct access to open quartus2.
To Search:
- [android] - Android programming book, teach you how
File list (Check if you may need any files):
async_cmp.v
async_fifo.v
dp_ram.v
rptr_empty.v
wptr_full.v
Download