Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: state Download
 Description: verilog language miller decoding module state transition, this is the successful simulation of the
 Downloaders recently: [More information of uploader gackthyde]
 To Search:
  • [crc] - CRC FPGA-based design, has a certain ref
  • [millerdecode] - In radio frequency identification RFID c
  • [out] - Miller verilog language decoder output w
  • [miller_decode] - miller overall lack of success of decodi
File list (Check if you may need any files): 
state
.....\results.txt
.....\state.cmd_log
.....\state.ise
.....\state.ise_ISE_Backup
.....\state.lso
.....\state.ngc
.....\state.ngr
.....\state.prj
.....\state.stx
.....\state.syr
.....\state.v
.....\state.xst
.....\state_summary.html
.....\state_tb.ado
.....\state_tb.ano
.....\state_tb.ant
.....\state_tb.fdo
.....\state_tb.jhd
.....\state_tb.tbw
.....\state_tb.tfw
.....\state_tb.udo
.....\state_tb.xwv
.....\state_tb.xwv_bak
.....\state_tb_bencher.prj
.....\state_vhdl.prj
.....\transcript
.....\vsim.wlf
.....\work
.....\....\glbl
.....\....\....\verilog.asm
.....\....\....\_primary.dat
.....\....\....\_primary.vhd
.....\....\state
.....\....\.....\verilog.asm
.....\....\.....\_primary.dat
.....\....\.....\_primary.vhd
.....\....\state_tb
.....\....\........\verilog.asm
.....\....\........\_primary.dat
.....\....\........\_primary.vhd
.....\....\_info
.....\xst
.....\...\dump.xst
.....\...\........\state.prj
.....\...\........\.........\ngx
.....\...\........\.........\...\notopt
.....\...\........\.........\...\opt
.....\...\projnav.tmp
.....\...\work
.....\...\....\hdllib.ref
.....\...\....\vlg09
.....\...\....\.....\state.bin
.....\_xmsgs
.....\......\xst.xmsgs

CodeBus www.codebus.net