Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 10GOpenCore Download
 Description: 10G Open Cores MAC which is implemented using vhdl langauge
File list (Check if you may need any files):
10GOpenCore
...........\ack_counter.v
...........\BUF.v
...........\BUFG.v
...........\byte_counter.v
...........\counter.v
...........\CRC32_D64.v
...........\CRC32_D8.v
...........\DCM.v
...........\dcm0.v
...........\glbl.v
...........\IBUF.v
...........\IBUFG.v
...........\IOBUF.v
...........\management_top.v
...........\manage_registers.v
...........\mdio.v
...........\rxClkgen.v
...........\rxcntrlfifo.v
...........\rxCRC.v
...........\rxDAchecker.v
...........\rxdatafifo.v
...........\rxDataPath.v
...........\rxLenTypChecker.v
...........\rxLinkFaultState.v
...........\rxNumCounter.v
...........\rxReceiveEngine.v
...........\rxRSIO.v
...........\rxRSLayer.v
...........\rxStateMachine.v
...........\rxStatModule.v
...........\SYNC_FIFO_V5_0.v
...........\timescale.v
...........\TransmitTop.v
...........\xgiga_define.v
    

CodeBus www.codebus.net