Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Cyclone Download
 Description: Clock synchronization
 Downloaders recently: [More information of uploader kxbtsf]
  • [gpstimer] - This is the GPS satellite global positio
  • [EM78P458] - EM78P458 MCU with the single-chip charge
  • [FPGA_clk] - FPGA design of asynchronous clock synchr
  • [fifov1] - FIFO (FIFO queue) is usually used for da
  • [MSP430F2013] - For a long time to find the Chinese very
  • [IRIG_B] - IRIG_B implementation code generation an
  • [USB] - USB communication protocol of the hardwa
  • [200-04] - RCC TT Group IRIG-B STANDARD
  • [codeb_generator5] - B generated code when using the B codes
  • [FPGA-source-code-in-IRIG_B-Design] - FPGA source code in IRIG_B Design
File list (Check if you may need any files):
Cyclone
.......\BACROM.cmp
.......\BACROM.mif
.......\BACROM.vhd
.......\cmp_state.ini
.......\Cyclone.asm.rpt
.......\Cyclone.bsf
.......\Cyclone.cdf
.......\Cyclone.done
.......\Cyclone.eda.rpt
.......\Cyclone.fit.eqn
.......\Cyclone.fit.rpt
.......\Cyclone.fit.summary
.......\Cyclone.flow.rpt
.......\Cyclone.jic
.......\Cyclone.map
.......\Cyclone.map.eqn
.......\Cyclone.map.rpt
.......\Cyclone.map.summary
.......\Cyclone.pin
.......\Cyclone.pof
.......\Cyclone.qpf
.......\Cyclone.qsf
.......\Cyclone.qws
.......\Cyclone.sim.rpt
.......\Cyclone.sof
.......\Cyclone.tan.rpt
.......\Cyclone.tan.summary
.......\Cyclone.vhd
.......\Cyclone_assignment_defaults.qdf
.......\db
.......\..\add_sub_fub.tdf
.......\..\altsyncram_70v.tdf
.......\..\altsyncram_bnq.tdf
.......\..\alt_synch_pipe_2a3.tdf
.......\..\a_gray2bin_p4b.tdf
.......\..\a_graycounter_i06.tdf
.......\..\a_graycounter_j06.tdf
.......\..\cntr_5c7.tdf
.......\..\cntr_d08.tdf
.......\..\cntr_uu7.tdf
.......\..\Cyclone.asm.qmsg
.......\..\Cyclone.cmp.cdb
.......\..\Cyclone.cmp.ddb
.......\..\Cyclone.cmp.hdb
.......\..\Cyclone.cmp.rdb
.......\..\Cyclone.cmp.tdb
.......\..\Cyclone.cmp0.ddb
.......\..\Cyclone.db_info
.......\..\Cyclone.eco.cdb
.......\..\Cyclone.eda.qmsg
.......\..\Cyclone.fit.qmsg
.......\..\Cyclone.hier_info
.......\..\Cyclone.hif
.......\..\Cyclone.icc
.......\..\Cyclone.map.cdb
.......\..\Cyclone.map.hdb
.......\..\Cyclone.map.qmsg
.......\..\Cyclone.pre_map.cdb
.......\..\Cyclone.pre_map.hdb
.......\..\Cyclone.psp
.......\..\Cyclone.rtlv.hdb
.......\..\Cyclone.rtlv_sg.cdb
.......\..\Cyclone.rtlv_sg_swap.cdb
.......\..\Cyclone.sgdiff.cdb
.......\..\Cyclone.sgdiff.hdb
.......\..\Cyclone.signalprobe.cdb
.......\..\Cyclone.sld_design_entry.sci
.......\..\Cyclone.sld_design_entry_dsc.sci
.......\..\Cyclone.syn_hier_info
.......\..\Cyclone.tan.qmsg
.......\..\Cyclone_cmp.qrpt
.......\..\dcfifo_uft.tdf
.......\..\dffpipe_2a3.tdf
.......\output_file.jic
.......\pulse_extend.vhd
.......\quartus_nativelink_simulation.log
.......\ShiftConfig.cmp
.......\ShiftConfig.vhd
.......\ShiftRam.cmp
.......\ShiftRam.vhd
.......\simulation
.......\..........\modelsim
.......\..........\........\Cyclone.vho
.......\..........\........\Cyclone_modelsim.xrf
.......\..........\........\Cyclone_vhd.sdo
.......\vssver.scc
    

CodeBus www.codebus.net