Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ptos Download
 Description: Requirements: parallel importation of 1 byte, serial output, no data output high, output format 1100+8 bit+ parity+0011 (stop bit) serial input, parallel output, detect the parity error, whether there is transmission frame for each bit of data transmission errors accounted for 16 clock cycles
 Downloaders recently: [More information of uploader jovitian2000]
 To Search:
File list (Check if you may need any files):
ptos.txt
    

CodeBus www.codebus.net