逻辑设计实验 ............\Counter10.v ............\decode_38.v ............\ShiftRegVerilog.v ............\verilog_example1.doc ............\verilog_example2.doc ............\verilog_example3.doc