Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sanxiangxinhaoyuan Download
 Description: Vhdl-based three-phase signal source can be arbitrary frequency and phase of home, as well as frequency modulation output mode, you can output FM wave
 Downloaders recently: [More information of uploader rongdong911]
 To Search: modulation
  • [PCMbianma] - Using MATLAB realization of PCM (pulse m
  • [DDRctroll] - ddr controller fpga to achieve the corre
  • [ACM] - ACM (Adaptive Code Modulation) in OFDM
File list (Check if you may need any files):
DDS VHDL f1
...........\adder10b.bsf
...........\adder10b.vhd
...........\adder32b.bsf
...........\adder32b.vhd
...........\db
...........\..\add_sub_fie.tdf
...........\..\altsyncram_0331.tdf
...........\..\altsyncram_6r31.tdf
...........\..\altsyncram_8t21.tdf
...........\..\altsyncram_n131.tdf
...........\..\DDS.asm.qmsg
...........\..\DDS.cbx.xml
...........\..\DDS.cmp.cdb
...........\..\DDS.cmp.hdb
...........\..\DDS.cmp.kpt
...........\..\DDS.cmp.logdb
...........\..\DDS.cmp.rdb
...........\..\DDS.cmp.tdb
...........\..\DDS.cmp0.ddb
...........\..\DDS.dbp
...........\..\DDS.db_info
...........\..\DDS.eco.cdb
...........\..\DDS.fit.qmsg
...........\..\DDS.hier_info
...........\..\DDS.hif
...........\..\DDS.map.cdb
...........\..\DDS.map.hdb
...........\..\DDS.map.logdb
...........\..\DDS.map.qmsg
...........\..\DDS.pre_map.cdb
...........\..\DDS.pre_map.hdb
...........\..\DDS.psp
...........\..\DDS.rtlv.hdb
...........\..\DDS.rtlv_sg.cdb
...........\..\DDS.rtlv_sg_swap.cdb
...........\..\DDS.sgdiff.cdb
...........\..\DDS.sgdiff.hdb
...........\..\DDS.signalprobe.cdb
...........\..\DDS.sld_design_entry.sci
...........\..\DDS.sld_design_entry_dsc.sci
...........\..\DDS.syn_hier_info
...........\..\DDS.tan.qmsg
...........\..\mult_b8o.tdf
...........\..\mux_lrd.tdf
...........\..\mux_nrd.tdf
...........\DDS.asm.rpt
...........\DDS.bdf
...........\DDS.cdf
...........\DDS.done
...........\DDS.dpf
...........\DDS.fit.rpt
...........\DDS.fit.smsg
...........\DDS.fit.summary
...........\DDS.flow.rpt
...........\DDS.map.rpt
...........\DDS.map.summary
...........\DDS.pin
...........\DDS.pof
...........\DDS.qpf
...........\DDS.qsf
...........\DDS.qws
...........\DDS.sof
...........\DDS.tan.rpt
...........\DDS.tan.summary
...........\divider.bsf
...........\divider.vhd
...........\install.ptf
...........\jiekou.bdf
...........\jiekou.bsf
...........\lpm_mux0.bsf
...........\lpm_mux0.vhd
...........\mult.bsf
...........\mult.vhd

...........\mult_waveforms.html
...........\PWM.bsf
...........\PWM.vhd
...........\reg10b.bsf
...........\reg10b.vhd
...........\reg11b.bsf
...........\reg11b.vhd
...........\reg32b.bsf
...........\reg32b.vhd
...........\reg8b.bsf
...........\reg8b.vhd
...........\reg8bit.bsf
...........\reg8bit.vhd
...........\s2048.mif
...........\sin1024.mif
...........\sin4096.mif
...........\sin8.mif
...........\sin_rom1.bsf
...........\sin_rom1.vhd
...........\sopc_builder_debug_log.txt
...........\sub.bsf
...........\sub.vhd
...........\web_check_log.txt
    

CodeBus www.codebus.net