Description: Achieved using VHDL hardware UART module, the module includes the hardware modem has simulation test code modules can be used top-level VHDL or verilog to achieve easy embedded into the design of their own. Document with detailed instructions and notes.
- [yaoxin] - PSK modem design my curriculum design ba
- [2fsk_final] - All-digital realization of fsk modem ver
- [ofdm] - OFDM sample code in VHDL
- [ofdm] - ofdm modulation and demodulation of fpga
File list (Check if you may need any files):
RD1011
......\docs
......\....\RD1011.pdf
......\....\rd1011_readme.txt
......\project
......\.......\4KZE
......\.......\....\UART_4K.lci
......\.......\....\UART_4K.syn
......\.......\....\uart_int_tb_vhda.udo
......\.......\....\uart_int_tb_vhdaf.udo
......\.......\....\uart_rx_tb_vhda.udo
......\.......\....\uart_rx_tb_vhdaf.udo
......\.......\....\uart_tx_tb_vhda.udo
......\.......\....\uart_tx_tb_vhdaf.udo
......\.......\XO
......\.......\..\uart.lpf
......\.......\..\UART.syn
......\.......\..\uart_int_tb_vhdf.udo
......\.......\..\uart_int_tb_vhdr.udo
......\.......\..\uart_rx_tb_vhdf.udo
......\.......\..\uart_rx_tb_vhdr.udo
......\.......\..\uart_tx_tb_vhdf.udo
......\.......\..\uart_tx_tb_vhdr.udo
......\source
......\......\intface.vhd
......\......\modem.vhd
......\......\rxcver.vhd
......\......\txmitt.vhd
......\......\uart_top.vhd
......\......\UART_VerilogWrapper_TOP.v
......\testbench
......\.........\uart_int_tb.vhd
......\.........\uart_rx_tb.vhd
......\.........\uart_tx_tb.vhd
Download