Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: my_uart_top Download
 Description: To achieve the functions such as title, that is, to achieve FPGA receives data from the PC, and then receive data back fat. Using a UART serial port protocol to send and receive data. PC using the old tooth out of the serial debugging assistant
 Downloaders recently: [More information of uploader hu499702720]
  • [usb_xilinx_vhdl] - usb-source _xilinx_vhdl This is a Xilinx
  • [stocks] - Letter Mastery stock software data recei
  • [uartfifo] - Realization of UART in FPGA, with UART m
  • [kp_uart] - This is UART and LCD interface C code Te
File list (Check if you may need any files):
my_uart_top.txt
    

CodeBus www.codebus.net