Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: digitalwatch Download
 Description: Describe: This is VHDL digital clock, the use of digital control and FPGA design to achieve a number of counter clock, show hours, minutes ,seconds and alarm. The procedure depends on the metric system and consider six decimal counter preparation. The experimental procedure in the source code for a detailed Notes
 Downloaders recently: [More information of uploader park7yj]
File list (Check if you may need any files):
digital watch.hwp
    

CodeBus www.codebus.net