Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AdderE Download
 Description: synplify in the tcl language application, use AdderE eight full-adder as an example, an integrated design for different devices
 Downloaders recently: [More information of uploader dancewiththesea]
 To Search: synplify
File list (Check if you may need any files): 
AdderE\1d.tcl
......\AdderE.vhd
......\Full_Adder.vhd
AdderE

CodeBus www.codebus.net