Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: vhd_SDH Download
 Description: SDH transmission from a continuous stream of bytes to identify header, extract F1 bytes, respectively, in accordance with 64K-rate serial output bit stream and clock F1, of which 64K clock requires a basic uniform. File contains the report of the document
 Downloaders recently: [More information of uploader onlytoljk05]
 To Search:
File list (Check if you may need any files):
sdhhead.vhd
sdhhead_tb.vhd
SDH帧结构检测.doc
    

CodeBus www.codebus.net