Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cml Download
 Description: Verilog-based digital baseband communication system 3. Project Description: The system is one of the topics Communication Theory course design, using Verilog language digital baseband communication system applications, the completion of P = 31 m-sequence generation, and make HDB3 coded transmission, reception at the receiving end for decoding.
 To Search:
File list (Check if you may need any files):
add_b.bsf
add_b.v
add_v.bsf
add_v.v
clock.bsf
clock.v
cml.asm.rpt
cml.bdf
cml.done
cml.fit.eqn
cml.fit.rpt
cml.fit.smsg
cml.fit.summary
cml.flow.rpt
cml.map.eqn
cml.map.rpt
cml.map.summary
cml.pin
cml.qpf
cml.qsf
cml.qws
cml.sim.rpt
cml.tan.rpt
cml.tan.summary
cml.vwf
cml_assignment_defaults.qdf
polar.bsf
polar.v
seqdet.bsf
seqdet.v
yima.bsf
yima.v
db\prev_cmp_cml.qmsg
..\cml.map.qmsg
..\cml.eco.cdb
..\cml.sld_design_entry.sci
..\cml.cbx.xml
..\cml.hif
..\cml.hier_info
..\cml.rtlv_sg_swap.cdb
..\cml.pre_map.hdb
..\cml.rtlv.hdb
..\cml.pre_map.cdb
..\cml.map.logdb
..\cml.psp
..\cml.pss
..\cml.dbp
..\cml.cmp.rdb
..\cml.sgdiff.hdb
..\cml.fit.qmsg
..\cml.cmp.logdb
..\cml.asm.qmsg
..\cml.syn_hier_info
..\cml.cmp0.ddb
..\cml.map.cdb
..\cml.sim.qmsg
..\cml.cmp.hdb
..\cml.rtlv_sg.cdb
..\cml.map.hdb
..\cml.tan.qmsg
..\cml.sim.cvwf
..\cml.sim.rdb
..\cml.sim.vwf
..\cml.sim.hdb
..\prev_cmp_cml.map.qmsg
..\prev_cmp_cml.sim.qmsg
..\cml.sgdiff.cdb
..\cml.cmp.cdb
..\cml.db_info
..\prev_cmp_cml.fit.qmsg
..\prev_cmp_cml.asm.qmsg
..\cml.cmp.tdb
..\prev_cmp_cml.tan.qmsg
..\cml.sld_design_entry_dsc.sci
..\cml.tis_db_list.ddb
..\cml.signalprobe.cdb
..\cml.eds_overflow
..\wed.wsf
db
    

CodeBus www.codebus.net