Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: s4_vga Download
 Description: xilinx3s400 development board design example, bought with a development board, and to learn good
 Downloaders recently: [More information of uploader cold_ice]
 To Search:
File list (Check if you may need any files):
s4_vga
......\project
......\.......\automake.log
......\.......\bitgen.ut
......\.......\project.dhp
......\.......\project.ise
......\.......\project.ise_ISE_Backup
......\.......\vga_vl.bgn
......\.......\vga_vl.bit
......\.......\vga_vl.bld
......\.......\vga_vl.cmd_log
......\.......\vga_vl.drc
......\.......\vga_vl.lfp
......\.......\vga_vl.lso
......\.......\vga_vl.mrp
......\.......\vga_vl.nc1
......\.......\vga_vl.ncd
......\.......\vga_vl.ngc
......\.......\vga_vl.ngd
......\.......\vga_vl.ngm
......\.......\vga_vl.ngr
......\.......\vga_vl.pad
......\.......\vga_vl.pad_txt
......\.......\vga_vl.par
......\.......\vga_vl.pcf
......\.......\vga_vl.placed_ncd_tracker
......\.......\vga_vl.prj
......\.......\vga_vl.routed_ncd_tracker
......\.......\vga_vl.stx
......\.......\vga_vl.syr
......\.......\vga_vl.twr
......\.......\vga_vl.twx
......\.......\vga_vl.ucf
......\.......\vga_vl.ucf.untf
......\.......\vga_vl.ut
......\.......\vga_vl.v
......\.......\vga_vl.xpi
......\.......\vga_vl_map.ncd
......\.......\vga_vl_map.ngm
......\.......\vga_vl_pad.csv
......\.......\vga_vl_pad.txt
......\.......\vga_vl_summary.html
......\.......\vga_vl_vhdl.prj
......\.......\xst
......\.......\...\dump.xst
......\.......\...\........\vga_vl.prj
......\.......\...\........\..........\ngx
......\.......\...\........\..........\...\notopt
......\.......\...\........\..........\...\opt
......\.......\...\work
......\.......\...\....\hdllib.ref
......\.......\...\....\vlg43
......\.......\...\....\.....\vga__vl.bin
......\.......\_impact.cmd
......\.......\_impact.log
......\.......\_ngo
......\.......\....\netlist.lst
......\.......\_pace.ucf
......\.......\_xmsgs
......\.......\__projnav
......\.......\.........\bitgen.rsp
......\.......\.........\ednTOngd_tcl.rsp
......\.......\.........\nc1TOncd_tcl.rsp
......\.......\.........\parentAssignPackagePinsApp_tcl.rsp
......\.......\.........\project.gfl
......\.......\.........\project_flowplus.gfl
......\.......\.........\runXst_tcl.rsp
......\.......\.........\sumrpt_tcl.rsp
......\.......\.........\vga_vl.xst
......\.......\.........\vga_vl_ncdTOut_tcl.rsp
......\.......\__projnav.log
......\rtl
......\...\vga_vl.v
......\说明.txt
    

CodeBus www.codebus.net