Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: simple_sin Download
 Description: The module is a synchronized rom which store the sinc wave in the cell.
 Downloaders recently: [More information of uploader flgbob]
 To Search: sinc
  • [Filter] - VHDL anti-jitter filter design, includin
File list (Check if you may need any files): 
sin_cos_12A_12D.mif
sinc.hex
serv_req_info.txt
simple_rom.v
sin.hex
sin_8x8.mif
sin_12x14.mif

CodeBus www.codebus.net