Description: Verilog implementation using convolution code (2,1,2) encoder, using a state machine to complete the modelsim simulation under the
- [juanjimabiancheng] - Matlab convolutional code compiler, the
- [cnvcoder] - convolutional code is a kind of code mem
- [viterbi] - Convolutional code encoder and Viterbi d
- [juanjiqi] - This is a convolution design, source cod
- [Convolution] - In this case is a convolutional code on
- [17bit_Smart_Absolute_Encoder] - Tamagawa 17bit absolute encoder NRG agre
- [RS_CT2] - CT2 data services on the RS codes used i
- [conv_matlab] - Using MATLAB to realize the convolution
- [viterbi] - verilog code for viterbi encoder and dec
- [OFDM] - OFDM downlink simulation 1, have to be t
File list (Check if you may need any files):
conv_vhdl.txt