Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
juanjiqi
Download
Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
19kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
lzc_0126
Description:
This is a convolution design, source code should be a good learning
Downloaders recently:
[
More information of uploader lzc_0126
]
To Search:
convolution vhdl
vhdl convolution
[
ConvolutionalencodingandViterbidecodingwith
] - convolutional coding and Viterbi decodin
[
sobel
] - Image Edge Detection of Verilog realize
[
crc_16
] - Verilog realize the use of a (2,1,2) con
[
viterbi
] - Convolutional code encoder and Viterbi d
[
SPI
] - VHDL language used to write SPI, contain
[
DDS_VHDL
] - FPGA-based direct digital synthesizer (D
[
simulink-application-in-eginnering
] - Simulink English simulink model of a lot
[
Convolution
] - In this case is a convolutional code on
[
conv_vhdl
] - Verilog implementation using convolution
[
convolution_calculator_4_bits
] - convolution is important and is widely u
File list
(Check if you may need any files):
卷积器.doc
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.