signaltap_la FPGA-based logic analyzer soft-core d - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: signaltap_la

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
3kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
qiaolei2004

Description: FPGA-based logic analyzer soft-core design. Has passed the commissioning, easy to use.

Downloaders recently: [More information of uploader qiaolei2004]

To Search:

[es_mutil_meters_with_m128] - MEGA128 based on the multifunctional equ
[cmbwordtrig] - for logic analyzer word combinations tri
[jianyiluojifenxiyi] - Simple logic analyzer design production
[cpld1] - Simple logic analyzer vhdl procedure
[fpganios] - produced fpga logic analyzer control sys

File list (Check if you may need any files):

逻辑分析仪\CLK_GENERATOR.bsf
..........\CLK_GENERATOR.VHD
..........\signaltap_la.bdf
逻辑分析仪

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.