Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDLtest Download
 Description: Sequence Detector Design 1. Purpose of the experiment 1. Control with VHDL state machine approach to achieve 2. Using the state machine to design a sequence detector 2. Experimental content Using the state machine to design a 5 sequence detector. From a string of binary code has been detected in a 5-bit binary preset code "10110" [Specific requirements] 1. Draw the state transition diagram. (Each additional is equivalent to a binary code to add a state, combined with an initial state, the state can be achieved with 6.) 2. Write state machine of the source, compile. Requests when it detects preset sequence, the output of a pulse of high, when the rest of the output is low. 3. Simulation to see the results are correct.
 To Search:
  • [EDA] - EDA experiment: to master the combinatio
File list (Check if you may need any files):
stringde.vhd
序列发生器.docx
    

CodeBus www.codebus.net