Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDLdigital Download
 Description: 7 digital control design and implementation of the decoder 1. Purpose of the experiment 1. To master digital control decoder 7 Design and Implementation 2. Master modular design 2. Experimental content Design of a 7-segment digital tube decoder, with a digital 4-bit reversible counter tube [Specific requirements] 1.7 Duan digital control decoder Use DIP switch SW3, SW2, SW1, SW0 as input, SW3 is high, SW0 is low. The output of the HEX1, HEX0 display. When the input to 0000 ~ 1111 is displayed as 00 to 15, 2. With digital control of the 4-bit reversible counter The experimental results of the three digital tube display. Combined with the previous experiment, the 4-bit reversible counter, digital display, as the two sub-modules, respectively, to achieve in the digital tube display reversible 4-bit counter.
 To Search: 4 bit counter in vhdl
  • [kn_cnt256] - Realization of this process is reversibl
  • [Ripple_Counter] - Ripple carry counter with 4 bit resoluti
  • [baheyouxiji] - 1, design a circuit can be a tug of war
File list (Check if you may need any files):
udcounter.vhd
数码管.docx
    

CodeBus www.codebus.net