Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: experiment4_play Download
 Description: VHDL Experiment 4, an asynchronous reset and synchronous design clock enable 4-bit adder counter
 Downloaders recently: [More information of uploader vgezi]
 To Search: experiment4_play
  • [work2CNT10] - Clear design with asynchronous and synch
  • [counter_12] - Using the VHDL language of the 10 binary
  • [adder] - Basic combinational circuits with asynch
File list (Check if you may need any files):
experiment4_play\cmp_state.ini
................\cnt10.asm.rpt
................\cnt10.done
................\cnt10.fit.eqn
................\cnt10.fit.rpt
................\cnt10.fit.smsg
................\cnt10.fit.summary
................\cnt10.flow.rpt
................\cnt10.jpg
................\cnt10.map.eqn
................\cnt10.map.rpt
................\cnt10.map.summary
................\cnt10.pin
................\cnt10.pof
................\cnt10.qpf
................\cnt10.qsf
................\cnt10.qws
................\cnt10.sim.rpt
................\cnt10.sof
................\cnt10.tan.rpt
................\cnt10.tan.summary
................\cnt10.vhd
................\cnt10.vwf
................\cnt10_assignment_defaults.qdf
................\cnt10.jpg.jpg
................\db\cnt10.pre_map.hdb
................\..\cnt10.sim.qmsg
................\..\cnt10.rtlv_sg_swap.cdb
................\..\cnt10.cmp.rdb
................\..\cnt10.sim.vwf
................\..\cnt10.map.qmsg
................\..\cnt10.rtlv.hdb
................\..\cnt10.sim.rdb
................\..\cnt10.pre_map.cdb
................\..\cnt10.map.logdb
................\..\cnt10.rtlv_sg.cdb
................\..\cnt10.sgdiff.hdb
................\..\cnt10.fit.qmsg
................\..\cnt10.map.cdb
................\..\cnt10.map.hdb
................\..\cnt10.cmp.logdb
................\..\cnt10.sgdiff.cdb
................\..\cnt10.sld_design_entry_dsc.sci
................\..\cnt10.sld_design_entry.sci
................\..\cnt10.signalprobe.cdb
................\..\cnt10.rpp.qmsg
................\..\cnt10.sgate.rvd
................\..\cnt10.asm.qmsg
................\..\cnt10.cmp.cdb
................\..\cnt10.tan.qmsg
................\..\cnt10.cmp0.ddb
................\..\cnt10.sgate_sm.rvd
................\..\cnt10_cmp.qrpt
................\..\wed.zsf
................\..\cnt10.db_info
................\..\cnt10.sim.hdb
................\..\cnt10.cbx.xml
................\..\cnt10.hif
................\..\cnt10.hier_info
................\..\cnt10.psp
................\..\cnt10.dbp
................\..\cnt10.syn_hier_info
................\..\cnt10.cmp.kpt
................\..\cnt10.eds_overflow
................\..\cnt10.cmp.hdb
................\..\cnt10.cmp.tdb
................\..\cnt10.eco.cdb
................\db
experiment4_play
    

CodeBus www.codebus.net