Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: test_bech Download
 Description: verilog+ testbench
 To Search: verilog testbench
File list (Check if you may need any files):
test_bech\alu.v
.........\alu.v.bak
.........\example.cr.mti
.........\example.mpf
.........\result.txt
.........\test.hex
.........\test.v
.........\test.v.bak
.........\TestBench.v
.........\TestBench.v.bak
.........\vsim.wlf
.........\work\@test@bench\verilog.asm
.........\....\...........\_primary.dat
.........\....\...........\_primary.vhd
.........\....\alu\verilog.asm
.........\....\...\_primary.dat
.........\....\...\_primary.vhd
.........\....\test\verilog.asm
.........\....\....\_primary.dat
.........\....\....\_primary.vhd
.........\....\_info
.........\....\@test@bench
.........\....\alu
.........\....\test
.........\....\_temp
.........\work
test_bech
    

CodeBus www.codebus.net