Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: usb_jtag Download
 Description: usb port for downloading through the Jtag source programs can be easily downloaded to the EPROM which through its
 Downloaders recently: [More information of uploader dengwangbo2]
 To Search: VHDL USB VHDL JTAG
  • [usb_xilinx_vhdl] - This is a very good USB procedures.
  • [vhdl] - usb rtl code, to fpga or asic
  • [PDC-9022-A] - cy68013 vhdl code and usb high speed
  • [uart] - Procedure Note: The experimental control
  • [jtag] - verilog jtag source and principle, as we
  • [1] - Based on DSP Portable Data Acquisition S
  • [DataAcquisitionCard] - usb2.0 high-speed data acquisition card
File list (Check if you may need any files):
usb_jtag\copying.txt
........\device\c51\dscr.a51
........\......\...\eeprom.c
........\......\...\eeprom.h
........\......\...\fx2\delay.c
........\......\...\...\delay.h
........\......\...\...\fx2regs.h
........\......\...\...\fx2utils.c
........\......\...\...\fx2utils.h
........\......\...\...\i2c.c
........\......\...\...\i2c.h
........\......\...\...\isr.c
........\......\...\...\isr.h
........\......\...\...\Makefile
........\......\...\...\syncdelay.h
........\......\...\...\timer.c
........\......\...\...\timer.h
........\......\...\...\usb_common.c
........\......\...\...\usb_common.h
........\......\...\...\usb_descriptors.h
........\......\...\...\usb_requests.h
........\......\...\hardware.h
........\......\...\hw_basic.c
........\......\...\hw_xpcu_i.c
........\......\...\hw_xpcu_x.c
........\......\...\Makefile
........\......\...\readme.txt
........\......\...\startup.a51
........\......\...\usbjtag.c
........\......\...\vectors.a51
........\......\.pld\db\epm7064.db_info
........\......\....\..\jtag_logic.db_info
........\......\....\..\jtag_logic.eco.cdb
........\......\....\..\jtag_logic.sld_design_entry.sci
........\......\....\epm7064.qpf
........\......\....\epm7064.qsf
........\......\....\epm7064.qws
........\......\....\jtag_logic.qsf
........\......\....\jtag_logic.vhd
........\......\....\readme.txt
........\......\fx2.old\dscr.a51
........\......\.......\eeprom.c
........\......\.......\fw.c
........\......\.......\readme.txt
........\......\.......\shift.a51
........\......\.......\usbjtag.c
........\......\.......\usbjtag.Opt
........\......\.......\usbjtag.Uv2
........\host\devtest\devtest.c
........\....\.......\Makefile
........\....\eecksum\eecksum.c
........\....\.......\Makefile
........\....\openocd\openocd.cfg
........\....\.......\readme.txt
........\....\.......\read_idcode
........\....\.......\usb_jtag.patch
........\....\....wince\readme.txt
........\....\.........\usb_jtag.patch
........\readme.txt
........\usbjtag.hex
........\device\c51\fx2
........\......\.pld\db
........\......\c51
........\......\cpld
........\......\fx2.old
........\host\devtest
........\....\eecksum
........\....\openocd
........\....\openwince
........\device
........\host
usb_jtag
    

CodeBus www.codebus.net