Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: plj Download
 Description: Digital frequency meter in 1 second count of the measured signals and data sent to the controller, the controller automatically selected according to the data file range into 0- 10KHz, 10KHz- 100KHz, 100KHz- 1MHz third gear. Data using memory display, the counting process that does not display data until after the end of the counting process, the results show that counts, and this shows the results remain to the end of the next count.
 Downloaders recently: [More information of uploader dqx_mimi]
File list (Check if you may need any files):
plj\cn.bsf
...\cn.vhd
...\dangsel.bsf
...\dangsel.vhd
...\disp.bsf
...\disp.vhd
...\fdiv.bsf
...\fdiv.vhd
...\jishu.bsf
...\jishu.vhd
...\lock.bsf
...\lock.vhd
...\plj.asm.rpt
...\plj.bdf
...\plj.done
...\plj.fit.eqn
...\plj.fit.rpt
...\plj.fit.summary
...\plj.flow.rpt
...\plj.map.eqn
...\plj.map.rpt
...\plj.map.summary
...\plj.pin
...\plj.qpf
...\plj.qsf
...\plj.qws
...\plj.tan.rpt
...\plj.tan.summary
...\plj_assignment_defaults.qdf
...\db\plj.db_info
...\..\plj.sld_design_entry.sci
...\db
plj
    

CodeBus www.codebus.net