Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AD_TLC5510 Download
 Description: Using TLC5510 high-speed A/D sampling. The method used to achieve a state machine, in the state st0, to A/D sampling clock adck a rising edge of, and latched A/D output
 Downloaders recently: [More information of uploader 609698911]
 To Search:
  • [tlc5510] - TI' s TLC5510 use the controller to w
  • [TLC5510_IIPRAM1] - FPGA control of dual-port RAM, the reali
  • [TLC5510] - The ultra high speed AD storage oscillos
File list (Check if you may need any files):
AD_TLC5510\ad5510.vhd
..........\ad5510.vhd.bak
..........\ad5510.vwf
..........\adctrl.vhd
..........\adctrl.vwf
..........\AD_TLC5510.asm.rpt
..........\AD_TLC5510.done
..........\AD_TLC5510.fit.rpt
..........\AD_TLC5510.fit.smsg
..........\AD_TLC5510.fit.summary
..........\AD_TLC5510.flow.rpt
..........\AD_TLC5510.map.rpt
..........\AD_TLC5510.map.summary
..........\AD_TLC5510.pin
..........\AD_TLC5510.pof
..........\AD_TLC5510.qpf
..........\AD_TLC5510.qsf
..........\AD_TLC5510.qws
..........\AD_TLC5510.sim.rpt
..........\AD_TLC5510.sof
..........\AD_TLC5510.tan.rpt
..........\AD_TLC5510.tan.summary
..........\db\AD_TLC5510.asm.qmsg
..........\..\AD_TLC5510.cbx.xml
..........\..\AD_TLC5510.cmp.bpm
..........\..\AD_TLC5510.cmp.cdb
..........\..\AD_TLC5510.cmp.ecobp
..........\..\AD_TLC5510.cmp.hdb
..........\..\AD_TLC5510.cmp.logdb
..........\..\AD_TLC5510.cmp.rdb
..........\..\AD_TLC5510.cmp.tdb
..........\..\AD_TLC5510.cmp0.ddb
..........\..\AD_TLC5510.cmp_bb.cdb
..........\..\AD_TLC5510.cmp_bb.hdb
..........\..\AD_TLC5510.cmp_bb.logdb
..........\..\AD_TLC5510.cmp_bb.rcf
..........\..\AD_TLC5510.dbp
..........\..\AD_TLC5510.db_info
..........\..\AD_TLC5510.eco.cdb
..........\..\AD_TLC5510.eds_overflow
..........\..\AD_TLC5510.fit.qmsg
..........\..\AD_TLC5510.fnsim.cdb
..........\..\AD_TLC5510.fnsim.hdb
..........\..\AD_TLC5510.fnsim.qmsg
..........\..\AD_TLC5510.hier_info
..........\..\AD_TLC5510.hif
..........\..\AD_TLC5510.map.bpm
..........\..\AD_TLC5510.map.cdb
..........\..\AD_TLC5510.map.ecobp
..........\..\AD_TLC5510.map.hdb
..........\..\AD_TLC5510.map.logdb
..........\..\AD_TLC5510.map.qmsg
..........\..\AD_TLC5510.map_bb.cdb
..........\..\AD_TLC5510.map_bb.hdb
..........\..\AD_TLC5510.map_bb.logdb
..........\..\AD_TLC5510.pre_map.cdb
..........\..\AD_TLC5510.pre_map.hdb
..........\..\AD_TLC5510.psp
..........\..\AD_TLC5510.pss
..........\..\AD_TLC5510.rtlv.hdb
..........\..\AD_TLC5510.rtlv_sg.cdb
..........\..\AD_TLC5510.rtlv_sg_swap.cdb
..........\..\AD_TLC5510.sgdiff.cdb
..........\..\AD_TLC5510.sgdiff.hdb
..........\..\AD_TLC5510.signalprobe.cdb
..........\..\AD_TLC5510.sim.cvwf
..........\..\AD_TLC5510.sim.hdb
..........\..\AD_TLC5510.sim.qmsg
..........\..\AD_TLC5510.sim.rdb
..........\..\AD_TLC5510.simfam
..........\..\AD_TLC5510.sld_design_entry.sci
..........\..\AD_TLC5510.sld_design_entry_dsc.sci
..........\..\AD_TLC5510.syn_hier_info
..........\..\AD_TLC5510.tan.qmsg
..........\..\AD_TLC5510.tis_db_list.ddb
..........\..\prev_cmp_AD_TLC5510.asm.qmsg
..........\..\prev_cmp_AD_TLC5510.fit.qmsg
..........\..\prev_cmp_AD_TLC5510.map.qmsg
..........\..\prev_cmp_AD_TLC5510.qmsg
..........\..\prev_cmp_AD_TLC5510.sim.qmsg
..........\..\prev_cmp_AD_TLC5510.tan.qmsg
..........\..\wed.wsf
..........\db
AD_TLC5510
    

CodeBus www.codebus.net