Description: Control of operation of the SDRAM FPGA source code, using VERILOG hardware description language, the file contains a total of: hostcont.v, inc.h, pinouts.ucf, sdram.v, top.v, tst_inc.h
File list (Check if you may need any files):
FPGA_SDRAM\hostcont.v
..........\inc.h
..........\pinouts.ucf
..........\sdram.v
..........\sdramcnt.v
..........\sdram_controller.npl
..........\top.v
..........\tst_inc.h
FPGA_SDRAM
Download