Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: floating_point_addition_subtraction Download
 Description: Simple floating point addition unit written in Verilog
 Downloaders recently: [More information of uploader bin.huy]
 To Search: floating point addition verilog floating verilog
  • [mul(FLP)] - A 32-bit floating-point multipliers, can
File list (Check if you may need any files): 
fpau_test.v
fpau.v

CodeBus www.codebus.net