Description: Functional Description of the module to achieve the main function is to produce a certain clock cycle length (up to 256 clock cycles) of the pulse signal can be set for pulse length, the output pulse signal synchronous with the clock rising edge pulse width = pulsewide+ 1 clock cycle enter a start signal, can produce a fixed clock cycle, pulse length, the length of the signal has nothing to do with the start! Pulse width adjustable!
To Search:
- [fen] - Verilog, 4,5 dividers, five dividers rat
- [second_pulse] - it can generate the second_pulse.and out
- [maichongbbbb] - Learning to use the integrated logic gat
File list (Check if you may need any files):
Verilog 脉冲发生器程序.txt
Download