Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: pinlvji Download
 Description: Vhdl language written with the frequency meter can be achieved 1khz to 1Mhz, when less than 1Khz cycle when unit for detecting ms, 99 accuracy, dynamic display with digital control
 Downloaders recently: [More information of uploader 857367901]
 To Search:
File list (Check if you may need any files):
频率计\compling.vhd
......\counter.vhd
......\EDApinlvji.vhd
频率计
    

CodeBus www.codebus.net