64pointFFTR2MDC The project implements a 64-point

Title: 64pointFFTR2MDC

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
657kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
eagle.shuchen

Description: The project implements a 64-point DIF FFT, verilog compiled by R2MDC structure, through the Modelsim functional simulation, compression bag with rtl code, dc script, the output report.

Downloaders recently: [More information of uploader eagle.shuchen]

To Search: FFT verilog verilog fft FFT 64 FFT FFT 64 64 point verilog code verilog code for fft fft vhdl dif fft verilog FFT R2MDC

[cf_fft_2048_18] - 2048 point fft algorithm source code, ap
[FFT-FPGA] - 16-bit fixed-point FFT-DSP realize the F
[fft_verilog] - Verilog hardware description language wi
[fft_verilog] - FFT IP core
[fft_hdl] - A 16-point FFT is completed with the bas
[UT6410CV04] - Samsung 6410 core board, 6 layers diagra
[FFT64_GN_DT_1_0] - FFT Verilog HDL
[64point_FFT] - 64-point Pipeline FFT, Verilog language
[gam3] - FPGA Implementation ofLow Power 64-Point
[Digital-Signal-Processing-with-FPGA] - FPGA Combines with DSP, FIR 、IIR Digital

File list (Check if you may need any files):

fft64(方琳&沈翔&魏鹏)\doc\64 Points FFT Processor.doc
.....................\report\area.rpt
.....................\......\design.rpt
.....................\......\power.rpt
.....................\......\timing.rpt
.....................\......\timing_violators.rpt
.....................\script\fft64.tcl
.....................\.rc\bm.v
.....................\...\booth.v
.....................\...\butterfly.v
.....................\...\cl42_20.v
.....................\...\cla20.v
.....................\...\clk_div.v
.....................\...\complex_mul.v
.....................\...\control.v
.....................\...\csa_13.v
.....................\...\csa_15.v
.....................\...\dataout.v
.....................\...\delay1.v
.....................\...\delay16.v
.....................\...\delay2.v
.....................\...\delay4.v
.....................\...\delay8.v
.....................\...\dff.v
.....................\...\fft64.v
.....................\...\FFT_r\FFT_r\bm.v
.....................\...\.....\.....\bm.v.bak
.....................\...\.....\.....\butterfly.v
.....................\...\.....\.....\butterfly.v.bak
.....................\...\.....\.....\clk_div.v
.....................\...\.....\.....\clk_div.v.bak
.....................\...\.....\.....\complex_mul.v
.....................\...\.....\.....\complex_mul.v.bak
.....................\...\.....\.....\control.v
.....................\...\.....\.....\control.v.bak
.....................\...\.....\.....\data\din_im.txt
.....................\...\.....\.....\....\din_re.txt
.....................\...\.....\.....\dataout.v
.....................\...\.....\.....\dataout.v.bak
.....................\...\.....\.....\delay1.v
.....................\...\.....\.....\delay1.v.bak
.....................\...\.....\.....\delay16.v
.....................\...\.....\.....\delay16.v.bak
.....................\...\.....\.....\delay2.v
.....................\...\.....\.....\delay2.v.bak
.....................\...\.....\.....\delay4.v
.....................\...\.....\.....\delay4.v.bak
.....................\...\.....\.....\delay8.v
.....................\...\.....\.....\delay8.v.bak
.....................\...\.....\.....\dff.v
.....................\...\.....\.....\dff.v.bak
.....................\...\.....\.....\FFT.cr.mti
.....................\...\.....\.....\FFT.mpf
.....................\...\.....\.....\fft64.v
.....................\...\.....\.....\fft64.v.bak
.....................\...\.....\.....\input_buffer.v
.....................\...\.....\.....\input_buffer.v.bak
.....................\...\.....\.....\inverter.v
.....................\...\.....\.....\inverter.v.bak
.....................\...\.....\.....\multiplier.v
.....................\...\.....\.....\multiplier.v.bak
.....................\...\.....\.....\result_out.txt
.....................\...\.....\.....\switch1.v
.....................\...\.....\.....\switch1.v.bak
.....................\...\.....\.....\switch16.v
.....................\...\.....\.....\switch16.v.bak
.....................\...\.....\.....\switch2.v
.....................\...\.....\.....\switch2.v.bak
.....................\...\.....\.....\switch4.v
.....................\...\.....\.....\switch4.v.bak
.....................\...\.....\.....\switch8.v
.....................\...\.....\.....\switch8.v.bak
.....................\...\.....\.....\tb_fft64.v
.....................\...\.....\.....\tb_fft64.v.bak
.....................\...\.....\.....\twiddle1.v
.....................\...\.....\.....\twiddle1.v.bak
.....................\...\.....\.....\vsim.wlf
.....................\...\.....\.....\work\bm\verilog.prw
.....................\...\.....\.....\....\..\verilog.psm
.....................\...\.....\.....\....\..\_primary.dat
.....................\...\.....\.....\....\..\_primary.dbs
.....................\...\.....\.....\....\..\_primary.vhd
.....................\...\.....\.....\....\.utterfly\verilog.prw
.....................\...\.....\.....\....\.........\verilog.psm
.....................\...\.....\.....\....\.........\_primary.dat
.....................\...\.....\.....\....\.........\_primary.dbs

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net