Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: vsz Download
 Description: This is a digital clock in VHDL process, simple and easy. With the alarm clock function, for beginners.
 To Search:
File list (Check if you may need any files):
vsz\LIB.DLS
...\U0767833.DLS
...\U2209206.DLS
...\U2503214.DLS
...\U9671366.DLS
...\U9975039.DLS
...\vsz.acf
...\vsz.fit
...\vsz.hif
...\vsz.mmf
...\vsz.ndb
...\vsz.pin
...\vsz.pof
...\vsz.rpt
...\vsz.snf
...\VSZ.sym
...\vsz.vhd
vsz
    

CodeBus www.codebus.net