Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
viterbi_for_bch
Download
Category:
VHDL-FPGA-Verilog
Tags:
[Matlab]
[源码]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
shahifaqeer
Description:
Viterbi based trellis decoder for (7,4)- binary BCH code
Downloaders recently:
[
More information of uploader shahifaqeer
]
To Search:
binary to bch vhdl
bch
trellis vhdl
trellis
BCH decoder
bch verilog
[
encoder_and_viterbi_decoder_for(213)_convolutiona
] - compressed I write for the (2,1,3) convo
[
turbo_VHDL
] - Turbo Decoder Release 0.3* Double binary
[
bch3
] - this is bch coder in C
[
examples
] - it is used to understand the basic worki
[
viterbiexplanation
] - explanation about the viterbi decoder an
[
galois
] - example of BCH and RS codecs
[
Viterbi_decoder
] - Viterbi decoder。Verilog
[
BCH(742)
] - BCH (7,4,2) encode/decode
[
bch
] - Experimental report VHDL VHDL verilog rs
[
RAM_BLOCK
] - Ram block code in Verilog
File list
(Check if you may need any files):
calcchild.m viterbi_decoding.m
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.