Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: wtut_sc Download
 Description: DCM includes a clock delay locked loop used to minimize clock skew for Spartan-3, Virtex-II, Virtex-II Pro, and Virtex-II Pro X devices. DCM synchronizes the clock signal at the feedback clock input (CLKFB) to the clock signal at the input clock (CLKIN). The locked output (LOCKED) is high when the two signals are in phase. The signals are considered to be in phase when their rising edges are within a specified time (ps) of each other.
 Downloaders recently: [More information of uploader shadz_domain]
  • [PhaseLockedLoop] - The phase locked loop (PLL), adjusts th
  • [DSPADfloat] - DS2812P sampling will be the value of fi
  • [eqep_pos_speed] - TI latest DSP28335 example, after the be
  • [gsvpwm] - SVPWM the matlab simulation model, it ju
  • [Spartan-3E] - Spartan-3E Starter Kit Board User Guide
  • [dcm] - The code can be dicom image to bmp image
  • [wtut_ver] - DCM supports two frequency modes for the
  • [EDK_81] - EDK_81,xilinx spartan-3
File list (Check if you may need any files):
wtut_sc\clk_div_262k.sch
.......\create_wtut_sc.tcl
.......\debounce.sch
.......\LED_control.sch
.......\statmach.dia
.......\stopwatch.sch
.......\stopwatch_tb.v
.......\stopwatch_tb.vhd
.......\wtut_sc_completed
.......\.................\clk_div_262k.sch
.......\.................\clk_div_262k.sym
.......\.................\create_wtut_sc.tcl
.......\.................\dcm1.sym
.......\.................\dcm1.v
.......\.................\dcm1.xaw
.......\.................\dcm1_arwz.ucf
.......\.................\dcm_signal.do
.......\.................\dcm_signal_tim.do
.......\.................\debounce.sch
.......\.................\debounce.sym
.......\.................\hex2led.sym
.......\.................\hex2led.vhd
.......\.................\isimwavedata.xwv
.......\.................\LED_control.sch
.......\.................\LED_control.sym
.......\.................\statmach.dia
.......\.................\statmach.sym
.......\.................\STATMACH.v
.......\.................\STATMACH.vhd
.......\.................\stopwatch.sch
.......\.................\stopwatch.ucf
.......\.................\ten_cnt.asy
.......\.................\ten_cnt.edn
.......\.................\ten_cnt.ngo
.......\.................\ten_cnt.sym
.......\.................\ten_cnt.v
.......\.................\ten_cnt.veo
.......\.................\ten_cnt.vhd
.......\.................\ten_cnt.vho
.......\.................\ten_cnt.xco
.......\.................\ten_cnt_c_counter_binary_v9_0_xst_1.ngc
.......\.................\ten_cnt_flist.txt
.......\.................\ten_cnt_readme.txt
.......\.................\time_cnt.sch
.......\.................\time_cnt.sym
.......\.................\time_cnt.vf
.......\.................\time_cnt_tb.tbw
.......\.................\time_cnt_tb.xwv
wtut_sc
.......\wtut_sc_completed\stopwatch_tb.v
.......\.................\stopwatch_tb.vhd
    

CodeBus www.codebus.net