Description: The use of VHDL language design a divider, input CLK, the output respectively, CLK1, CLK8, CLK256, CLK1024
To Search:
- [as] - The use of jena open source, written in
- [Journal12062007] - A Framework for Multimedia Streaming ove
File list (Check if you may need any files):
07070608-2.2\counter1.qpf
............\counter1.qsf
............\counter1.map.summary
............\counter1.vhd.bak
............\counter1.vhd
............\counter1.map.rpt
............\counter1.pin
............\counter1.fit.smsg
............\counter1.fit.summary
............\counter1.fit.rpt
............\counter1.pof
............\counter1.asm.rpt
............\counter1.tan.summary
............\counter1.tan.rpt
............\counter1.flow.rpt
............\counter1.done
............\counter1.vwf
............\counter1.sim.rpt
............\incremental_db\README
............\..............\compiled_partitions\counter1.root_partition.map.kpt
............\db\prev_cmp_counter1.map.qmsg
............\..\counter1_global_asgn_op.abo
............\..\add_sub_smh.tdf
............\..\prev_cmp_counter1.qmsg
............\..\counter1.sim.cvwf
............\..\wed.wsf
............\..\counter1.db_info
............\..\counter1.sld_design_entry.sci
............\..\counter1.eco.cdb
............\counter1.qws
............\incremental_db\compiled_partitions
............\incremental_db
............\db
07070608-2.2
Download