Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: example Download
 Description: After QuartusII their written procedures for verification of the Verilog HDL, can achieve common features
 Downloaders recently: [More information of uploader shangyong]
 To Search:
  • [MatlabFiles] - matlab file used for communication syste
File list (Check if you may need any files):
十个位分离.v
秒表计时器\clear.v
..........\control.v
..........\displaydigital.v
..........\frequency1.v
..........\secondclk.v
按键去抖动.v
分频器1.v
分频器2.v
红绿灯控制器.v
七段数码显示器.v
秒表计时器
    

CodeBus www.codebus.net