Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: key Download
 Description: In and Jones SEED-XDTK platform, based on the key scan XC4Vsx25 driver.
 Downloaders recently: [More information of uploader hchao]
 To Search:
  • [lcd] - In and Jones SEED-XDTK platform, based o
  • [parall_ad_da] - In and Jones SEED-XDTK platform, based o
File list (Check if you may need any files):
key
...\CLK_DIV.v
...\DEBOUNCE.v
...\device_usage_statistics.html
...\key.ise
...\key.ise_ISE_Backup
...\key.ntrc_log
...\KEY_SCAN.v
...\main.bgn
...\main.bit
...\main.bld
...\main.cmd_log
...\main.drc
...\main.lso
...\main.ncd
...\main.ngc
...\main.ngd
...\main.ngr
...\main.pad
...\main.par
...\main.pcf
...\main.prj
...\main.stx
...\main.syr
...\main.twr
...\main.twx
...\main.ucf
...\main.unroutes
...\main.ut
...\main.v
...\main.xpi
...\main.xst
...\main_last_par.ncd
...\main_map.mrp
...\main_map.ncd
...\main_map.ngm
...\main_pad.csv
...\main_pad.txt
...\main_prev_built.ngd
...\main_summary.html
...\main_usage.xml
...\main_vhdl.prj
...\TRAN_HEX_LED.v
...\v4_dcm.v
...\v4_dcm.xaw
...\v4_dcm_arwz.ucf
...\xaw2verilog.log
...\xst
...\...\dump.xst
...\...\........\main.prj
...\...\........\........\ngx
...\...\........\........\...\notopt
...\...\........\........\...\opt
...\...\........\........\ntrc.scr
...\...\projnav.tmp
...\...\work
...\...\....\hdllib.ref
...\...\....\vlg03
...\...\....\.....\v2__dcm.bin
...\...\....\vlg1D
...\...\....\.....\_d_e_b_o_u_n_c_e.bin
...\...\....\.....\_k_e_y___s_c_a_n.bin
...\...\....\vlg2D
...\...\....\.....\main.bin
...\...\....\vlg41
...\...\....\.....\_t_r_a_n___h_e_x___l_e_d.bin
...\...\....\vlg65
...\...\....\.....\v4__dcm.bin
...\...\....\vlg7C
...\...\....\.....\_c_l_k___d_i_v.bin
...\_impact.cmd
...\_impact.log
...\_ngo
...\....\netlist.lst
...\_xmsgs
...\......\bitgen.xmsgs
...\......\map.xmsgs
...\......\ngdbuild.xmsgs
...\......\par.xmsgs
...\......\trce.xmsgs
...\......\xst.xmsgs
    

CodeBus www.codebus.net