Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: Written in Verilog HDL using electronic clock to achieve some simple functions, including timing, tone, when
 Downloaders recently: [More information of uploader 1294880781]
 To Search:
File list (Check if you may need any files):
电子钟\cou24.v
......\cou24.v.bak
......\cou60.v
......\cou60.v.bak
......\db\counter4_keyctrl.asm.qmsg
......\..\counter4_keyctrl.cbx.xml
......\..\counter4_keyctrl.cmp.bpm
......\..\counter4_keyctrl.cmp.cdb
......\..\counter4_keyctrl.cmp.ecobp
......\..\counter4_keyctrl.cmp.hdb
......\..\counter4_keyctrl.cmp.kpt
......\..\counter4_keyctrl.cmp.logdb
......\..\counter4_keyctrl.cmp.rdb
......\..\counter4_keyctrl.cmp.tdb
......\..\counter4_keyctrl.cmp0.ddb
......\..\counter4_keyctrl.cmp_merge.kpt
......\..\counter4_keyctrl.db_info
......\..\counter4_keyctrl.eco.cdb
......\..\counter4_keyctrl.eda.qmsg
......\..\counter4_keyctrl.fit.qmsg
......\..\counter4_keyctrl.hier_info
......\..\counter4_keyctrl.hif
......\..\counter4_keyctrl.lpc.html
......\..\counter4_keyctrl.lpc.rdb
......\..\counter4_keyctrl.lpc.txt
......\..\counter4_keyctrl.map.bpm
......\..\counter4_keyctrl.map.cdb
......\..\counter4_keyctrl.map.ecobp
......\..\counter4_keyctrl.map.hdb
......\..\counter4_keyctrl.map.kpt
......\..\counter4_keyctrl.map.logdb
......\..\counter4_keyctrl.map.qmsg
......\..\counter4_keyctrl.map_bb.cdb
......\..\counter4_keyctrl.map_bb.hdb
......\..\counter4_keyctrl.map_bb.logdb
......\..\counter4_keyctrl.pre_map.cdb
......\..\counter4_keyctrl.pre_map.hdb
......\..\counter4_keyctrl.rtlv.hdb
......\..\counter4_keyctrl.rtlv_sg.cdb
......\..\counter4_keyctrl.rtlv_sg_swap.cdb
......\..\counter4_keyctrl.sgdiff.cdb
......\..\counter4_keyctrl.sgdiff.hdb
......\..\counter4_keyctrl.sld_design_entry.sci
......\..\counter4_keyctrl.sld_design_entry_dsc.sci
......\..\counter4_keyctrl.syn_hier_info
......\..\counter4_keyctrl.tan.qmsg
......\..\counter4_keyctrl.tis_db_list.ddb
......\..\counter4_keyctrl.tmw_info
......\..\diclock.asm.qmsg
......\..\diclock.cbx.xml
......\..\diclock.cmp.bpm
......\..\diclock.cmp.cdb
......\..\diclock.cmp.ecobp
......\..\diclock.cmp.hdb
......\..\diclock.cmp.kpt
......\..\diclock.cmp.logdb
......\..\diclock.cmp.rdb
......\..\diclock.cmp.tdb
......\..\diclock.cmp0.ddb
......\..\diclock.cmp_merge.kpt
......\..\diclock.db_info
......\..\diclock.eco.cdb
......\..\diclock.fit.qmsg
......\..\diclock.hier_info
......\..\diclock.hif
......\..\diclock.lpc.html
......\..\diclock.lpc.rdb
......\..\diclock.lpc.txt
......\..\diclock.map.bpm
......\..\diclock.map.cdb
......\..\diclock.map.ecobp
......\..\diclock.map.hdb
......\..\diclock.map.kpt
......\..\diclock.map.logdb
......\..\diclock.map.qmsg
......\..\diclock.map_bb.cdb
......\..\diclock.map_bb.hdb
......\..\diclock.map_bb.logdb
......\..\diclock.pre_map.cdb
......\..\diclock.pre_map.hdb
......\..\diclock.rtlv.hdb
......\..\diclock.rtlv_sg.cdb
......\..\diclock.rtlv_sg_swap.cdb
......\..\diclock.sgdiff.cdb
......\..\diclock.sgdiff.hdb
......\..\diclock.sld_design_entry.sci
......\..\diclock.sld_design_entry_dsc.sci
......\..\diclock.syn_hier_info
......\..\diclock.tan.qmsg
......\..\diclock.tis_db_list.ddb
......\..\diclock.tmw_info
......\..\digitalclock.asm.qmsg
......\..\digitalclock.cbx.xml
......\..\digitalclock.cmp.ecobp
......\..\digitalclock.cmp.kpt
......\..\digitalclock.cmp.rdb
......\..\digitalclock.cmp0.ddb
......\..\digitalclock.cmp_merge.kpt
......\..\digitalclock.db_info
......\..\digitalclock.eco.cdb
    

CodeBus www.codebus.net