Description: Simulation with the VHDL code is written in the microprocessor core procedures, such as computing modules, and register file module, and includes test program, the debugger ACTIVE HDL
To Search:
- [TD-SCDMAhansai] - 3g Datang standards, td, in the upcoming
- [renfang] - A city' s air defense software source
- [VHDL] - Supports 10 microprocessor instructions,
- [mpc] - FPGA-based microprocessor and modelsim s
File list (Check if you may need any files):
finalcoursework
...............\finalcoursework
...............\finalcoursework.aws
...............\finalcoursework.wsw
...............\...............\0finalcoursework.mgf
...............\...............\1finalcoursework.mgf
...............\...............\3finalcoursework.mgf
...............\...............\bde.set
...............\...............\compilation.order
...............\...............\compile
...............\...............\compile.cfg
...............\...............\.......\contents.lib~finalcoursework
...............\...............\.......\finalcoursework.cmd
...............\...............\.......\finalcoursework.epr
...............\...............\.......\finalcoursework.erf
...............\...............\.......\sources.sth
...............\...............\Edfmap.ini
...............\...............\elaboration.log
...............\...............\finalcoursework.adf
...............\...............\finalcoursework.LIB
...............\...............\finalcoursework.wsp
...............\...............\log
...............\...............\...\console.log
...............\...............\projlib.cfg
...............\...............\slp
...............\...............\...\logs
...............\...............\src
...............\...............\...\alu.vhd
...............\...............\...\buffer.vhd
...............\...............\...\codetest.vhd
...............\...............\...\machine_connection.vhd
...............\...............\...\machine_instruction.vhd
...............\...............\...\rom.vhd
...............\...............\...\simulation.asdb
...............\...............\...\simulation.awc
...............\...............\...\testbench.vhd
...............\...............\...\wave.asdb
...............\...............\synthesis.order
...............\library.cfg
Download