Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: usb_model Download
 Description: usb interface model of the original codes designed to simulate USB interface data reception, usb interface data for the simulation.
 Downloaders recently: [More information of uploader yanxp_itman]
 To Search: VHDL USB
File list (Check if you may need any files): 
usb_model\fifo_ref.v
.........\usb_model.v
usb_model

CodeBus www.codebus.net