Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
aes_core_latest-1.tar
Download
Category:
VHDL-FPGA-Verilog
Tags:
[MacOS]
[Linux]
[C/C++]
[源码]
File Size:
134kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
sufyan_sa
Description:
Simple AES (Rijndael) balance implementation and trade off size and performance
Downloaders recently:
[
More information of uploader sufyan_sa
]
To Search:
rijndael
[
Rijndael
] - A paper on the Rijndael encryption/decry
[
AES_Demo_rijndael_ingles2004
] - Animated demo of AES Rijndael. Vivid and
[
Rijndael
] - AES USING PICOBLAZE CODE
[
LIP1611CORE_AES128_SEC_UWB
] - AES 128 Synthesisable RTL code
[
AES!
] - AES algorithm very good code tested in x
File list
(Check if you may need any files):
aes_core_latest-1.tar __MACOSX ........\._aes_core_latest-1.tar
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.