Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RECURSIVEALGORITHMFOREFFICIENTMAPDECODING Download
 Description: Early termination enables powering down parts of the soft-input soft-output (SISO) equalizer and decoder thereby saving power.
 Downloaders recently: [More information of uploader psureshj]
 To Search: SISO Decoder soft-input soft-output Decoder
  • [viterbi] - Convolutional code Viterbi decoder, cons
  • [TCM] - Satellite communication systems trellis
  • [veitebi] - Strongly recommend use of the convolutio
  • [TurboEqualization] - Matlab programs for turbo equalization.
File list (Check if you may need any files): 
isita-98.pdf

CodeBus www.codebus.net