Description: Controllable pulse generator of the VHDL source code. Design documents loaded to the target device and press the button switch module, S8 keys in the output observation module may be observed through the oscilloscope to a frequency of approximately 1KHZ, 50 duty cycle rectangular wave. Press the S1 key or S2 key, the frequency of this rectangular wave occurs a corresponding increase or decrease. Press the S3 or S4 key key, the rectangular wave duty cycle will be a corresponding increase or decrease.
To Search:
- [18] - VHDL language examples pulse controller
- [maichong2] - pulse generator,good choice.
File list (Check if you may need any files):
wave.vhd