Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sin_vhdl Download
 Description: Controlled by a programmable device signal generator can output sine wave, square wave, sawtooth wave, its frequency is adjustable. Be able to output sine wave, square wave, sawtooth wave combination, and the combination of the frequency of the waveform adjustable. Can also output square wave with adjustable duty cycle and frequency.
 Downloaders recently: [More information of uploader cc810610186]
 To Search:
  • [VerilogHDL135Tutorials] - Easy and simple VerilogHDL programs to h
  • [DDS_Power] - FPGA on the verilog language programming
  • [ddswase] - dds signal generator, can generate any f
  • [DDS] - DDS-based digital phase-shifting sinusoi
  • [1111] - FPGA-based multi-waveform generator base
  • [signal_generator] - VHDL-based multi-function signal generat
  • [xinhao001] - Generated sine wave, square wave, sawtoo
  • [FINALWORK] - Simple signal generator can produce sine
  • [DDS] - This is an arbitrary frequency sinusoida
  • [wave_finish] - Based quartus2 signal generator can prod
File list (Check if you may need any files):
信号发生器+正弦波锯齿波三角波+VHDL.pdf
    

CodeBus www.codebus.net