Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zhangjun Download
 Description: Using hardware description languages digital clock design, implement the normal timing, the whole point, the number of newspaper, radio and the whole point timekeeping, 12-hour and 24-hour conversion functions. Including code and simulation results
 Downloaders recently: [More information of uploader binghan87]
 To Search: vhdl 24 hour clock
  • [myshizhong] - The program realization of a digital clo
  • [vhdl1] - Electronic organ program design implemen
  • [clock1] - multifuntional digital clock written in
File list (Check if you may need any files):
zhangjun.doc
    

CodeBus www.codebus.net