Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: source Download
 Description: Contains a verilog hdl a lot of experimental code \ (^ o ^)/~
 Downloaders recently: [More information of uploader annoby]
 To Search:
File list (Check if you may need any files):
source\source\chap10\acc.v
......\......\......\add8.v
......\......\......\adder.v
......\......\......\adder2.v
......\......\......\adder8.v
......\......\......\adder_pipe2.v
......\......\......\adder_pipe4.v
......\......\......\block1.v
......\......\......\block2.v
......\......\......\block3.v
......\......\......\block4.v
......\......\......\block_t1.v
......\......\......\block_t2.v
......\......\......\block_t3.v
......\......\......\control.v
......\......\......\FSM.v
......\......\......\fsm_seq.v
......\......\......\longframe1.v
......\......\......\longframe2.v
......\......\......\reg8.v
......\......\......\resource1.v
......\......\......\resource2.v
......\......\.....1\add8_tp.v
......\......\......\Andgate.v
......\......\......\carry_udp.v
......\......\......\carry_udpx.v
......\......\......\carry_udpz.v
......\......\......\count8_tp.v
......\......\......\delay.v
......\......\......\DFF.v
......\......\......\DFF_UDP.v
......\......\......\latch.v
......\......\......\mult_tp.v
......\......\......\mux3_1.v
......\......\......\mux_tp.v
......\......\......\random_tp.v
......\......\......\test.v
......\......\......\test2.v
......\......\......\time_dif.v
......\......\.....2\color.v
......\......\......\crc.v
......\......\......\fir.v
......\......\......\freq_test.v
......\......\......\imagectrl.v
......\......\......\lcd_display.v
......\......\......\lcd_hs162.v
......\......\......\transcript
......\......\......\uart_rx.v
......\......\......\uart_tx.v
......\......\....5\adder4.v
......\......\.....\adder_tp.v
......\......\.....\AOI.v
......\......\.....\coun4_tp.v
......\......\.....\count4.v
......\......\.....\mux4_1.v
......\......\....6\AO.v
......\......\.....\Compare8.v
......\......\....7\adder16.v
......\......\.....\alu.v
......\......\.....\alutask.v
......\......\.....\block.v
......\......\.....\buried_ff.v
......\......\.....\cnt12.v
......\......\.....\cnt12n.v
......\......\.....\code_83.v
......\......\.....\count.v
......\......\.....\count60.v
......\......\.....\decode4_7.v
......\......\.....\fdiv12.v
......\......\.....\funct.v
......\......\.....\mult_for.v
......\......\.....\mult_repeat.v
......\......\.....\MUX2_1.v
......\......\.....\MUX2_1n.v
......\......\.....\mux4_1.v
......\......\.....\mux_casez.v
......\......\.....\non_block.v
......\......\.....\paral1.v
......\......\.....\serial1.v
......\......\.....\serial2.v
......\......\.....\voter7.v
......\......\....8\add4_1.v
......\......\.....\add4_2.v
......\......\.....\add4_3.v
......\......\.....\bidir.v
......\......\.....\bidir2.v
......\......\.....\code_83.v
......\......\.....\count4.v
......\......\.....\decode47.v
......\......\.....\decoder_38.v
......\......\.....\DFF.v
......\......\.....\DFF1.v
......\......\.....\DFF2.v
......\......\.....\encoder8_3.v
......\......\.....\full_add1.v
......\......\.....\full_add2.v
......\......\.....\full_add3.v
......\......\.....\full_add4.v
......\......\.....\full_add5.v
......\......\.....\gate1.v
    

CodeBus www.codebus.net