Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: logic Download
 Description: AD control logic multi-channel scanning
 Downloaders recently: [More information of uploader hit_zhangwei]
 To Search:
File list (Check if you may need any files):
logic\cmp_state.ini
.....\db\altsyncram_b581.tdf
.....\..\altsyncram_v0v.tdf
.....\..\a_dpfifo_68n.tdf
.....\..\a_dpfifo_lv21.tdf
.....\..\cntr_bc7.tdf
.....\..\cntr_sd8.tdf
.....\..\cntr_td8.tdf
.....\..\cntr_ubb.tdf
.....\..\cntr_vbb.tdf
.....\..\logic.db_info
.....\..\logic.eco.cdb
.....\..\logic.sld_design_entry.sci
.....\..\logic_cmp.qrpt
.....\..\prev_cmp_logic.asm.qmsg
.....\..\prev_cmp_logic.fit.qmsg
.....\..\prev_cmp_logic.map.qmsg
.....\..\prev_cmp_logic.qmsg
.....\..\prev_cmp_logic.tan.qmsg
.....\..\scfifo_ep21.tdf
.....\..\scfifo_nfm.tdf
.....\logic.asm.rpt
.....\logic.done
.....\logic.dpf
.....\logic.fit.rpt
.....\logic.fit.smsg
.....\logic.fit.summary
.....\logic.flow.rpt
.....\logic.map.eqn
.....\logic.map.rpt
.....\logic.map.summary
.....\logic.pin
.....\logic.pof
.....\logic.qpf
.....\logic.qsf
.....\logic.qws
.....\logic.sof
.....\logic.tan.rpt
.....\logic.tan.summary
.....\logic_assignment_defaults.qdf
.....\logic_description.txt
.....\src\ad7864_controller.v
.....\...\ad7864_controller.v.bak
.....\...\async_transmitter.v
.....\...\data_assembler.v
.....\...\fifo.v
.....\...\reader.v
.....\...\scan_ad.v
.....\...\scan_controller.v
.....\...\synchronizer.v
.....\...\transcript
.....\...\trigger_generator.v
.....\db
.....\src
logic
    

CodeBus www.codebus.net