Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: top_clock Download
 Description: VerilogHDL compile the basic functions of a " second" , " division" and " when" time function, hour by 24-hour time. When a school function, can " divide" and " hours" to adjust. Radio extension punctual timekeeping imitation. In 59 minutes and 51 seconds, 53 seconds, 55 seconds, 57 seconds sent the bass 512Hz signal, in 59 minutes and 59 seconds to issue a Treble 1024Hz signal, sound for 1 second, the end of the 1024Hz sound time for the whole point. Timing control, its time to custom can be arbitrarily set the time automatically report the whole point of the alarm clock an hour for several hours show: switchable 12 hours/24 hours display
 Downloaders recently: [More information of uploader zhucy_alfer]
 To Search:
File list (Check if you may need any files):
top_clock.v
    

CodeBus www.codebus.net